Dynamic instruction reuse

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Dynamic Instruction Reuse Avinash

This paper introduces the concept of dynamic instruction reuse. Empirical observations suggest that many instructions, and groups of instructions, having the same inputs, are executed dynamically. Such instructions do not have to be executed repeatedly — their results can be obtained from a buffer where they were saved previously. This paper presents three hardware schemes for exploiting the ph...

متن کامل

Exploiting Instruction Reuse to Enhance Microprocessor Simulation

The use of software simulation to model modern high-performance microprocessors is becoming increasingly challenging as microprocessors grow in complexity. Accurate and meaningful performance analysis of an out-of-order, superscalar microprocessor is complicated by the fact that no component of the system is truly orthogonal to the rest of the system. At the same time, each component of the sys...

متن کامل

Load Redundancy Removal through Instruction Reuse

Avinash Sodani , Gurindar S. Sohi, Dynamic instruction reuse, Proceedings of the LaVoie , John M. Tracey, Redundancy elimination within large collections of files, It is vital that these memory modules operate reliably, as memory failure can require the replacement of the entire socket. Load Value Approximation. 00146 00147 // It is not safe to merge these two switch instructions if they have a...

متن کامل

Instruction - based Reuse Distance Prediction Replacement Policy

— This paper presents a new cache replacement policy based on Instruction-based Reuse Distance Prediction (IbRDP) Replacement Policy originally proposed by Keramidas, Petoumenos, and Kaxiras [5] and further optimized by Petoumenos et al. [6]. In these works [5,6] we have proven that there is a strong correlation between the temporal characteristics of the cache blocks and the access patterns of...

متن کامل

Timing Analysis of Instruction Reuse and Memoization

LIMITED DISTRIBUTION NOTICE: This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and sp...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: ACM SIGARCH Computer Architecture News

سال: 1997

ISSN: 0163-5964

DOI: 10.1145/384286.264200